Cadence logo

Senior Principal Firmware Engineer - Cadence - Bangalore, India

Firmware Engineer

Posted: July 23, 2026
Posted 1 day ago
Last seen in crawl: July 23, 2026 (today)
Application Deadline: July 31, 2026
Remoteness
Role & Management
Role Level:Senior
Management Tier:No People Management
Job Type
Experience
12 years
Required Languages

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Senior Principal Firmware Engineer This is an opportunity to join a dynamic and growing team of experienced engineers developing physical layer IP’s for industry-standard high-speed serial-link protocols , as applied to Die-2_die and Chiplet Interconnects . The successful candidate will ideally be a highly motivated self-starter who is able to work independently to complete assigned tasks and can also contribute to project leadership. It is expected that the candidate will contribute during all phases of firmware development for high speed Die-2-Die , UCIe IPs from firmware architecture development to implementation, verification, testing and customer deployment. Responsibilities Work closely with UCIe PHY digital and mixed signal architects to figure out the details of FW functions and sequences. Contribute during firmware architecture development and implementation of the defined firmware features. Help to build system level prototype control software to develop/validate adaptation, equalization, and control algorithms for high speed UCIe IPs. Validate the developed firmware in Emulation based models and in Simulations. Implement assigned FW features and work closely with verification[simulation] and validation team to ensure the functionality and robustness of the implemented features. Support of Validation team during electrical and system characterization during post-silicon testing. Identify any FW and HW related functionality and performance issues and implement any necessary FW improvement and work around codes to address these issues. Support Product Engineering, System Validation and Design team to debug IP issues during customer deployment of the IP and provide hot fixes. Create and maintain comprehensive documentation related to firmware design, development, bug fixes and compliance testing. Desired Skills B.Tech with 14yrs or M.Tech with 12yrs in Electrical/Electronics Engineering Solid programming knowledge in C/C++ and Python Understanding of wireline communication principles and digital signal processing techniques are must Strong problem solving and communication skills Hands on Proven experience in developing for Hardware based DSP acceleration engines Experience with silicon validation process and debug is a plus Experience with digital verification environment and tools is a plus

Company Information

Cadence logo
Technology
Current open roles at Cadence on JobCrawls
LocationActive listings
Remote - Global130
Kato Scholari, Finland1
Current role mix at Cadence on JobCrawls
Role typeActive listings
Software Engineer16
Application Engineer14
Product Engineer10
Design Engineer4
Systems Engineer4
Lead Design Engineer4
Principal Design Engineer3
Senior Principal Design Engineer3
Distributed Systems Engineer3
Intern2
Design Engineering Architect2
Formal Verification Engineer2
Application Engineering2
Senior Principal Software Engineer2
Program Manager2
Customer Engagement Engineer2
Legal Intern1
Infrastructure Architect1
Signal and Power Integrity1
Design Engineering Intern1
Sales Administrator1
Storage Engineer1
Technical Recruiter1
Revenue Accounting Manager1
Principal DFT Engineer1
Software Engineering Intern1
Customer Engagement Manager1
CAE/FEA Senior AE1
Global Account Group Director1
Software Intern1
HR Intern1
Lead Software Engineer1
Principal Software Engineer1
Product Manager1
Scientific Sales1
IT Internship1
Product Engineering Architect1
Senior System Engineer1
Server Farm Engineer1
Solutions Engineer1
Digital Implementation Engineer1
AI Security Architect1
AI Forward Deployment Engineer1
Product Validation1
Software Test Engineer1
Signal Integrity Engineer1
Lead Scientific Developer1
AI Engineer1
System Engineer1
Scientific Software Developer1
Product Engineer System Verification1
System Engineering & Integration1
Data Center Technical Executive1
Cloud Support Engineer1
Intern AI-Driven Flow Validation1
Emulation Design Engineer1
Digital Implementation Architect1
Layout Design Engineer1
Software Security Architect1
HR Business Partner1
ASIC Verification1
HR M&A Leader1
Business Development Director1
Product Validation Engineer1
Customer Design Engineer1
Application Engineering Intern1
Business Systems Analyst1
Verification Engineer1
Product Operations1
Software Security Director1
Order Administration1
Account Technical Executive1
Current role-level mix at Cadence on JobCrawls
Role levelActive listings
Mid-Level129
Senior2

Cadence appears in 131 indexed job postings in JobCrawls' Finland dataset since April 2024. In that historical index, the strongest location signals for this employer are Remote - Global and Kato Scholari, Finland.

Data shown is based on historical job postings from our database.

Job Details

Responsibilities

  • Collaborate with UCIe PHY digital and mixed signal architects on firmware functions and sequences
  • Contribute to firmware architecture development and implementation of features
  • Build system level prototype control software for adaptation, equalization, and control algorithms
  • Validate firmware in emulation based models and simulations
  • Implement firmware features and ensure robustness with verification and validation teams
  • Support validation team during electrical and system characterization in post-silicon testing
  • Identify and implement firmware improvements and workarounds for HW/FW performance issues
  • Debug IP issues during customer deployment and provide hot fixes
  • Maintain comprehensive documentation for design, development, bug fixes, and compliance

Requirements

  • B.Tech with 14 years of experience or M.Tech with 12 years of experience in Electrical/Electronics Engineering
  • Solid programming knowledge in C/C++ and Python
  • Understanding of wireline communication principles and digital signal processing techniques
  • Strong problem solving and communication skills
  • Proven experience in developing for Hardware based DSP acceleration engines

Skills & Technologies

C/C++PythonDigital Signal Processing (DSP)Wireline CommunicationUCIeSilicon ValidationEmulationSimulation
19 hours agoPartial Schema

Help us improve JobCrawls — sign in to sync saved jobs across devices, or send feedback anytime.