Physical Design Engineer
Physical Design Engineer for SoC at Sine Engineering in Tampere, on-site.
Sine Engineering is seeking a Physical Design Engineer to join our team in building next-generation System-on-Chips (SoCs) from the ground up. Responsibilities include driving the physical implementation flow from synthesis through place-and-route, timing closure, and GDSII sign-off. Contribute to areas such as: Synthesis and constraint development (SDC), Floorplanning, power planning, placement, clock tree synthesis, and routing for SoC blocks and full-chip integration. Timing closure across PVT corners and operating modes, including STA, ECO planning, and sign-off. Physical verification, including DRC, LVS, ERC, antenna checks, and electromigration/IR-drop analysis. DFT integration and implementation, including scan insertion, compression, MBIST, boundary scan, and ownership of test pattern generation flows. Low-power implementation, including UPF/CPF co-design flows, power domains, level shifters, isolation, and retention strategies. Package definition and co-design, including pinout planning, bump/ball assignment, package-aware signal and power integrity, and collaboration with package and board teams. Tape-out preparation and sign-off, including GDSII generation, foundry deliverables, and DRC/LVS-clean handoff. Skills and Requirements include background in SoC physical design, RTL-to-GDSII flow knowledge, industry-standard EDA tools familiarity (Synopsys, Cadence, Siemens). Strong debugging, scripting in Tcl/Python/Perl, and proactive ownership mindset. Nice to Have experiences include package definition, mixed-signal or RF SoC, signal/power integrity, and hierarchical implementation. What We Offer covers substantial health and wellness benefits, travel coverage, and a no-crunch, high-autonomy culture. Privacy notice and GDPR compliance are noted. Apply for this Job.
The text above is the employer's original job description, extracted as written. Other details on this page, like salary, responsibilities, and requirements, are interpreted from that text by our system, not values the employer explicitly confirmed, so treat them as our best interpretation rather than verified facts.
Estimated from 2,932 comparable listings
| Market | Lower bound (25th percentile) | Median | Upper bound (75th percentile) |
|---|---|---|---|
| this company | €2,240 per month | €2,770 per month | €3,680 per month |
| This offer | €2,500 per month | €2,770 per month | €3,040 per month |
- Drive the physical implementation flow from synthesis through place-and-route
- Floorplanning, power planning, placement, clock tree synthesis, routing
- Timing closure across PVT corners and operating modes
- Physical verification including DRC/LVS/ERC/antenna checks
- DFT integration and implementation
- Low-power implementation (UPF/CPF)
- Package definition and co-design
- Tape-out preparation and sign-off
- Background in SoC physical design
- RTL-to-GDSII flow knowledge
- Familiarity with EDA tools (Synopsys, Cadence, Siemens)
- Timing analysis, CDC, low-power design
- Scripting in Tcl, Python, or Perl
- Strong debugging skills
- Proactive ownership mindset
| Location | Active listings |
|---|---|
| Tampere, Finland | 20 |
| Remote - Finland | 1 |
| Remote - Ukraine | 1 |
| Role type | Active listings |
|---|---|
| Silicon Engineer | 1 |
| UAV Pilot & Engineer | 1 |
| Physical Design Engineer | 1 |
| QA Lead Engineer | 1 |
| Security Engineer | 1 |
| Wireless Protocols & Algorithms Architect | 1 |
| Silicon Architect | 1 |
| DSP Silicon Software Engineer | 1 |
| Hardware Engineer | 1 |
| Frequency & Regulatory Compliance Specialist | 1 |
| Hardware Security Engineer | 1 |
| Silicon Engineering Manager | 1 |
| Field Operations & Integration Manager | 1 |
| Antenna Design Engineer | 1 |
| Engineering Program Manager | 1 |
| Technical Program Manager | 1 |
| DSP Software Engineer | 1 |
| RF Hardware Engineer | 1 |
| Purchasing Specialist | 1 |
| Embedded Software Engineer | 1 |
| Role level | Active listings |
|---|---|
| Senior | 10 |
| Mid-Level | 8 |
| Manager | 2 |
Never miss a new Physical Design Engineer job in Tampere, Finland
Weekly or daily digest. Unsubscribe anytime.
